Synthesis of delay-verifiable combinational circuits

DOI10.1109/12.364533MaRDI QIDQ4419633zbMATH OpenOpenAlexFDO

Authors Wuudiann Ke, Premachandran R. Menon

Publication date 1995

Published in IEEE Transactions on Computers (Search for Journal in Brave)

Full work available at URL https://doi.org/10.1109/12.364533

zbMATH Keywords

delay-verifiabilitypath-delay faults

Mathematics Subject Classification ID

Reliability, testing and fault tolerance of networks and computer systems (68M15)

Recommendations

• scientific article; zbMATH DE number 139979
• scientific article; zbMATH DE number 5507693
• Design for delay verifiability
• A formal approach to designing delay-insensitive circuits
• scientific article; zbMATH DE number 5032602
• scientific article; zbMATH DE number 3963737
• Synthesizing testable combinational circuits
• scientific article; zbMATH DE number 1303725

Cited in

(6)

• On the number of tests to detect all path delay faults in combinational logic circuits
• scientific article; zbMATH DE number 2090126 (Why is no real title available?)
• scientific article; zbMATH DE number 5507693 (Why is no real title available?)
• Synthesis of delay fault testability circuits
• Design for delay verifiability
• Detection of false paths in logical circuits by joint analysis of the AND/OR trees and SSBDD-graphs

This page was built for publication: Synthesis of delay-verifiable combinational circuits

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q4419633)