scientific article; zbMATH DE number 1303725

MaRDI QIDQ4250360zbMATH OpenFDO

Authors Tomohiro Yoneda, Bin Zhou, Holger Schlingloff

Publication date 1 February 2000

zbMATH Keywords

bounded delay asynchronous circuitscomputer aided verificationexplicit state-exploration algorithmimplementationtime Petri netstrace theory

Mathematics Subject Classification ID

Specification and verification (program logics, model checking, etc.) (68Q60)

Recommendations

• scientific article; zbMATH DE number 1955911
• Verification of asynchronous circuits using timed automata
• On process-algebraic verification of asynchronous circuits
• scientific article; zbMATH DE number 3861073
• Verification of asynchronous circuits by BDD-based model checking of Petri nets

Cited in

(12)

• Modelling and verification of delay-insensitive circuits using CCS and the concurrency workbench
• Verification of asynchronous circuits using timed automata
• Hazard checking of timed asynchronous circuits revisited
• scientific article; zbMATH DE number 4049572 (Why is no real title available?)
• RTL verification of timed asynchronous and heterogeneous systems using symbolic model checking
• scientific article; zbMATH DE number 1955911 (Why is no real title available?)
• Synthesis of delay-verifiable combinational circuits
• scientific article; zbMATH DE number 1421020 (Why is no real title available?)
• Verification of asynchronous circuits by BDD-based model checking of Petri nets
• Automated Technology for Verification and Analysis
• On process-algebraic verification of asynchronous circuits
• scientific article; zbMATH DE number 5042670 (Why is no real title available?)

This page was built for publication:

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q4250360)