Path delay fault test design for circuits obtained by covering ROBDDs with CLBs
From MaRDI portal
Publication:5146167
Recommendations
- Test generation for path delay faults using binary decision diagrams
- Path delay and multiple stuck-at fault test design for circuits derived from irredundant systems with factorized synthesis method
- A simulator for at-speed robust testing of path delay faults in combinational circuits
- Properties of pairs of test vectors detecting path delay faults in high performance VLSI logical circuits
- On the number of tests to detect all path delay faults in combinational logic circuits
Cited in
(7)- Gate-delay-fault testability properties of multiplexor-based networks
- A simulator for at-speed robust testing of path delay faults in combinational circuits
- Generation of high quality tests for robustly untestable path delay faults
- Constructing a sequence detecting robustly testable path delay faults in sequential circuits
- Properties of pairs of test vectors detecting path delay faults in high performance VLSI logical circuits
- Path delay and multiple stuck-at fault test design for circuits derived from irredundant systems with factorized synthesis method
- Test generation for path delay faults using binary decision diagrams
This page was built for publication: Path delay fault test design for circuits obtained by covering ROBDDs with CLBs
Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q5146167)
