Getting more phase margin and performance out of PID controllers

From MaRDI portal





PID controller design is investigated for first-order plus lag processes. Gain and phase margins are found for controllers that optimize standard performance indices (ISE, IAE, IATE) as the ratio of dead time to time constant of the process is varied. Examples examine (by simulation) applications to processes with models that are not considered in the body of the paper.











This page was built for publication: Getting more phase margin and performance out of PID controllers

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q1307130)