On the design of reliable Boolean circuits that contain partially unreliable gates

DOI10.1006/JCSS.1997.1531MaRDI QIDQ1384528zbMATH OpenOpenAlexFDO

Authors Yuan Ma, Daniel J. Kleitman, Tom Leighton

Publication date 4 August 1998

Published in Journal of Computer and System Sciences (Search for Journal in Brave)

Full work available at URL https://doi.org/10.1006/jcss.1997.1531

zbMATH Keywords

short-circuit model of gate failure

Mathematics Subject Classification ID

Recommendations

• Can large fanin circuits perform reliable computations in the presence of faults?
• On self-correcting logic circuits of unreliable gates with at most two inputs
• Upper estimate of unreliability of schemes in full finite basis (in \(P_2\)) for arbitrary faults of gates
• On the circuits reliability in ``anticonjunction basis with constant faults at gate inputs
• On the reliability of circuits in the basis {V, &,} in the case of one-type constant faults on the inputs of elements

Cites work

• scientific article; zbMATH DE number 4203669 (Why is no real title available?)
• scientific article; zbMATH DE number 4091415 (Why is no real title available?)
• scientific article; zbMATH DE number 3568556 (Why is no real title available?)
• scientific article; zbMATH DE number 3586920 (Why is no real title available?)
• Fault Tolerant Sorting Networks
• Invariance of complexity measures for networks with unreliable gates
• Lower bounds for the complexity of reliable Boolean circuits with noisy gates
• Reliable computation by formulas in the presence of noise
• Wafer-Scale Integration of Systolic Arrays

Cited in

(12)

• A Circuit Model for Fault Tolerance in the Reliable Assembly of Nano-systems
• scientific article; zbMATH DE number 7564410 (Why is no real title available?)
• Optimal Short-Circuit Resilient Formulas
• Design, analysis and test of logic circuits under uncertainty
• On self-correcting logic circuits of unreliable gates
• scientific article; zbMATH DE number 5906481 (Why is no real title available?)
• Boolean-complement based fault-tolerant electronic device architectures
• Braking the (n^ 2 n) barrier for sorting with faults
• Identifying the Worst Reliability Input Vectors and the Associated Critical Logic Gates
• Improving the reliability of switching circuits
• An Algebraic Model of Fault-Masking Logic Circuits
• Complexity theory. Abstracts from the workshop held November 14--20, 2021 (hybrid meeting)

This page was built for publication: On the design of reliable Boolean circuits that contain partially unreliable gates

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q1384528)